ORIGINALLY SUBMITTED INFORMAL DRAWINGS






FIG 1




IBM Confidential



IBM Confidential

SHEET 4 OF 9

IBM Confidential




a) Liftoff 0.7 μ m Al(Cu,Si) M1. Deposit thick oxide.

F19 5

M1: (Data line)
Poly-Si #1 (Gate line)
Si Substrate

b) CMP oxide leaving 500 nm on highest M1 point. Deposit 200 nm oxide.

F16 6



c) Deposit 10 nm Ti/ 100 nm Al/ 50 nm TiN, pattern with AR mask.
Deposit 400-500 nm nitride.

FIG 7

#------96

Si, N. 400-500 hm

Absolute Iso nm

Alti (Cata line)

Poly-Si #2 (P1-P2 capacitor)

Poly-Si #1 (Gate line)

Si Substrate

d) Pattern with V1 mask.
 Deposit liner & CVD-W.
 W Chem-mech polish.

FIG 8

Al mirror 150 nm (M2)

1,5 mm inter-pet gap ShM, 400-500 nm

Absorber 150 nm

Absorber 150 nm

Alt = 0.7 mm Al(Cit;Si)

M1::(Data:line)

Poly-Si #2 (P:I-P2 capacitor)

Si Substrate

e) Deposit 10 nm Ti/ 150 nm Al, pattern with M2 mask.

(M2-AR capacitor)

Al mirror 150 nm (M2)

N5 2m Intel·pel·gals Si,N, 400-508 nm
Absorber 150 nm
(M2-AR capacitor)

M1::0:7 µm Al(Cu;Si)

Poly-Si #1 (Gate line)

Si Substrate

 Deposit 2.2 or 3 μm oxide, pattern with SP mask. Open up M1 pads with TV mask.

Fig. 5(d=f)

FIG 10

IBM Confidential

ARC5B






Fig. 11




a) Use standard CMOS 4 process to S1.

F 6 12



 b) Pattern POR M2 as Absorber layer. POR oxide deposition.




c) CMP-oxide leaving 500_nm. on highest M2 point. Deposit 300 nm nitride.

Fig. 8(a-c)

1 % 14

ARC8A





d) Pattern with S2 mask. Deposit liner & CVD-W. W Chem-mech polish. Stacked S1&S2 to connect M1 & M3.


FIG 15

Si Substrate


M3-150 nm Al or Al(Cu)/10 nm Ti (Mirror)

Storage Capacitor

e) Deposit 10 nm Ti/ 150 nm Al, pattern with M3 mask.



F15 16



f) Deposit 1.0 or 1.8 μm oxide, pattern with SP mask. Open up M2 pads with TV mask.

Fig. 8(d=f)_ Fig. 17

ARC6B